ABSTRACT In this paper, multi-threshold voltage (V th ) scheme of 7-nm node nanosheet FETs (NSFETs) with narrow NS spacing were successfully achieved by metal-gate work function (WF) and channel doping (N ch ) using fully calibrated 3-D TCAD simulations. The limited NS spacing, which allows TiN capping layer only, makes different WF between the edge and the middle part of NS circumference. Unfortunately, this causes non-linear V th shifts and dc performance degradation as a function of WF due to one-side turn-on phenomena between the edge and the middle part. Furthermore, the fixed WF of TiN capping layer limits V th shifts toward ultra-low-power applications. To enable multi-V th of NSFETs, several possible solutions are addressed: changing the N ch and the WF of TiN capping layer. The higher N ch enables lower off-state current while 50-nm-wide three-stacked NS decreases dc performance variations effectively. Changing the WF of TiN capping layer can extend V th margins, but degrade DC performance as a trade-off. Nonetheless, 7-nm node NSFETs adopting these techniques have multi-V th options to satisfy wide ranges from ultra-low-power to high-performance applications.
I. INTRODUCTION
Silicon fin field-effect transistors (FinFETs) have been successfully scaled down to 10-nm node by increasing fin height/width aspect ratio. Self-aligned diffusion and gate contacts, and dummy gate removal also help to scaling down the devices aggressively [1] . However, the performance improvement while decreasing the short channel effects (SCEs) is highly challenging in the following technology nodes [2] , [3] .
Meanwhile, the horizontally-stacked nanosheet FETs (NSFETs) have been introduced with great potentials to substitute fin structure by attaining superior electrostatics and greater drive currents with greater effective widths (W eff ) under the same footprint [4] . In addition, the NS widths of NSFETs can be easily tuned, which allows flexible cell design for power-performance optimization [5] .
Threshold voltages (V th ) of NSFETs can be modulated by controlling work-function metal (WFM) thickness, but the NS spacing is too thin to fill the WFM in, which brings about non-linear V th sensitivity as a function of WFM thickness [6] .
In this work, V th modulations of the 7-nm node NSFETs by different WF of the WFM (WF WFM ) were analyzed in detail based on TCAD platform calibrated with 10-nm node FinFETs [1] in terms of device structure and performance. Several process techniques that can be adopted to the NSFETs were also addressed for the multi-V th strategy.
II. DEVICE STRUCTURE AND SIMULATION METHODOLOGY
7-nm node three-stacked NSFETs were simulated using Sentaurus TCAD [7] . Drift-diffusion transport equations were calculated self-consistently with Poisson, carrier continuity equations, and density-gradient model. Slotboom bandgap narrowing model was considered for all the Si and SiGe regions. Lombardi mobility model was included to calculate the mobility degradation by remote phonon and Coulomb scatterings at the channel/insulator interface. Inversion & accumulation layer and thin-layer mobility models were included to consider impurity, phonon, and surface roughness scatterings. Low-field ballistic mobility model was considered as well. Shockley-Read-Hall, Auger, and Hurkx band-to-band tunneling recombination models were used. Stress-induced changes in band structure, effective masses, effective density-of-states, and carrier mobility were also included. Fig. 1 shows the schematic diagram of the p-type (left), n-type (middle) of NSFETs and its cross-section (right). The NSFETs were simulated by following the gate-last process flow described in [4] ; three-stacked NS structure was formed by depositing Si/Si 0.7 Ge 0.3 multi-layer channel epitaxy and etching Si 0.7 Ge 0.3 regions selectively. Ge intermixing between Si and Si 0.7 Ge 0.3 layers under STI annealing was also performed to consider the changes of energy bandgap and carrier mobility by Ge mole fraction within the NSFETs. Geometrical parameters of the NSFETs are defined in Table 1 . Due to the High-k (HK) and interfacial layer (IL) regions, only 4-nm-thick region remains for the NS spacing. TiN capping layer is 2 nm at least [8] , and thus, fills the remnant NS spacing. Since WFM is not possible to be deposited within the NS spacing, the WF values between the edge (WFM) and the middle (TiN capping layer) of the NS are different. Although TiN capping layer surrounds the NS in reality, the region of WFM on the TiN capping layer is separated with the region of TiN capping layer only to reflect the change of WF values in this simulation work (right in Fig. 1 ).
Channel and substrate regions were doped with boron (phosphorus) at 10 15 and 2 × 10 18 cm −3 , and source/drain (S/D) regions were doped highly with phosphorus (boron) at 10 20 (5 × 10 20 ) cm −3 for n-type (p-type) devices, calibrated with 10-nm node FinFETs [1] . For all the FETs, dielectric constants of IL, HK, and low-k regions were 3.9, 22, and 5.0, respectively.
Physical parameters such as minimum low-field mobility, ballistic coefficients, and saturation velocity are finely tuned to calibrate the 10-nm node FinFETs (Fig. 2) . Parasitic resistances are fixed constant as 50 · µm for each S/D regions. All the drain currents (I ds ) were normalized to the fin pitch, and the operation voltage (V DD ) is equal to 0.7 V. Subthreshold swing and drain-induced barrier lowering of n-and p-type FinFETs are fitted by changing S/D doping and junction gradient. Fig. 3 shows the transfer characteristics of the NSFETs having different WF WFM from 4.22 to 4.82 eV but fixed WF of the TiN capping layer (WF TiN,capping ) to 4.52 eV, which is the average value for TiN [9] . The WF WFM shifts the I ds of both n-and p-type NSFETs, but the I ds do not shift at some WF WFM to satisfy the off-state current (I off ) for low-power (LP) applications. V th and saturation I ds (I ds,sat ) satisfying I off for highperformance (HP) applications at different WF WFM are shown (Fig. 4) . V th are extracted using constant current method at W eff /L g × 10 −7 , and I ds,sat are extracted from I ds at on-state (V gs = V ds = V DD ) at the fixed I off . In general, V th is shifted linearly by WF WFM , but non-linear V th shifts with respect to WF WFM are obtained for both n-and These abnormal DC characteristics are explained by the carrier density at the gate overdrive voltage (V ov = V gs −V th ) of 0.5 V (Fig. 5) . At the WF WFM of 4.22 eV, large hole density is formed at the middle of NS adjacent to the TiN capping layer, whereas the top and edge of NS have small amount of hole density. As the WF WFM increases to 4.82 eV, large hole density is formed at the edge of NS adjacent to the WFM, while hole density at the edge of bottom NS channel is almost negligible because phosphorus dopants diffuse to the edge of bottom NS during S/D annealing. The n-type NSFETs, on the other hand, do not have this phenomena because of boron segregation at the Si 0.7 Ge 0.3 dummy NS spacing layer [10] . The n-type NSFETs have the changing trend of carrier opposite to p-type NSFETs; large electron density is formed at the edge of NS as the WF WFM becomes smaller toward 4.22 eV.
III. RESULTS AND DISCUSSION
This can be explained as two transistors having different WF connected in parallel: one transistor having WF WFM , and the other having WF TiN (Fig. 4) . The oneside turn-on phenomena would likely affect two maximum transconductance (g m,max ) peaks, but all the NSFETs have the single g m,max at the drain voltages (V ds ) of 0.05 and 0.7 V (not shown).
On this wise, the fixed WF TiN,capping makes multi-V th via WF WFM difficult. To enable multi-V th scheme, there are three options applicable to the NSFETs. First, increasing channel doping (N ch ) can shift the I ds curves further toward lower I off (Fig. 6 ). This enables n-type NSFETs satisfying LP applications, and the I ds,sat are not degraded much compared to the WF WFM control. I ds,sat for HP applications of the n-type (p-type) devices decrease slightly from 2.15 (1.97) mA/µm for the N ch of 10 15 cm −3 to 2.10 (1.95) mA/µm for the N ch of 5 × 10 18 cm −3 . However, the V th shift is effective only when the N ch is greater than 10 18 cm −3 because the active channel volume is small. DC performance variations induced by N ch as well as S/D doping are investigated using impedance field method [11] . The number of samples is 10000 for N ch each. The standard deviations of V th (σ V th ) are 9.1 mV (10.9 mV) at the N ch of 2 × 10 18 cm −3 for n-type (p-type) NSFETs, slightly larger than undoped nanowire FETs [12] but much smaller than doped FinFETs [13] because the NSFETs have 50-nm-wide and three-stacked NS, decreasing DC performance variations according to Pelgrom's law [14] . These values are not large compared to other variability factors such as line-edge roughness and WF variation of nanoscale devices [15] , [16] , thus 
by RDF are 1.74 (3.43) mV·µm for n-type (p-type) NSFETs, comparable to or larger than the A Vth by total variability concerns of nanowire FETs [17] , [18] , thus not desirable for V th shift strategy.
Second, changing the WF TiN,capping to other WF values can shift the I ds curves effectively by the WF WFM . This technique makes possible for the NSFETs to satisfy HP, LP, and ultra-LP (ULP) applications (Fig. 7) . The high gateinduced drain leakage currents for p-type NSFETs at low |V gs |are due to the large junction gradient of boron diffusing into the NS channel [19] , [20] .
V th and I ds,sat with different WF TiN,capping between n-type and p-type NSFETs are investigated (Fig. 8) . Compared to the single WF TiN,capping of 4.52 eV in Fig. 4, having Figs. 7 and 8 , and is also immune to RDF.
IV. CONCLUSION
The effects of WFM and N ch in 7-nm node NSFETs were analyzed in detail for multi-V th strategy. Because of 10-nmthin NS spacing filled by IL, HK, and TiN capping layer, the fixed WF TiN,capping limits the V th shifts to a certain point, unable to satisfy the LP conditions for n-type NSFETs. Using the concept of two transistors having different WF connected in parallel, the limitation of V th shifts and the degradation of I ds,sat are explained. To satisfy multi-V th scheme, several possible techniques are addressed: increasing N ch , separating WF TiN,capping for n-and p-type, and adjusting WF TiN,capping between 4.56 and 4.62 eV. The N ch up to 2 × 10 18 cm −3 can modulate the V th of the NSFETs without the DC performance degradations as well as its RDF concerns. In spite of certain DC performance variations, WFM is able to shift V th while satisfying both LP and HP applications.
